Lead Analog Mixed Signal Verification Engineer

Work with designers to resolve analog/digital interface issues, model issues, and corner-case failures. Use simulation and waveform tools to speed up debug and improve verification turnaround time. Contribute to improving simulation workflows (run scripts, log parsing, automation, regression stability).

Support mixed domain / co-simulation activities where applicable (e.g., SPICE digital). Document verification findings, debug notes, and simulation methodology updates. Supervise, train, lead small team of 5 to 10 engineers Required Qualifications: 5 to 8 years of relevant experience in AMS verification / simulation / debug.

Strong fundamentals of Analog and Digital concepts. Good working knowledge of Verilog / SystemVerilog concepts (test/control, connectivity, modeling). Hands-on experience with SPICE and digital simulation tools and debug environments.

Ability to understand simulation environments and debug analog/digital design-related issues. Comfortable working in a collaborative team setup with clear communication. Tools & Environment: Analog/Custom: Virtuoso, PrimeSim, FineSim, HSPICE Digital Simulation & Debug: Xcelium, SimVision Waveform/Analysis: WaveView (or equivalent) AMS verification Tools (Synopsys XA, Cadence DiscoveryAMS)