Design Engineering Architect ( Analog Design)

Job Description\nThe Lead Analog Design Engineer will take a Key role on the Analog and Mixed signal design team as part of a Die to Die Product Development Team.\nJob Responsibilities:\nDesign of High Speed D2D and SERDES products at industry standard data rates up on leading edge technology nodes (e.g. 3nm FinFET CMOS)\nDesign and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications\nWork closely with Layout Design Engineers to design IC circuit blocks and PMA sections\nWork with Technical Team Leads in the areas of circuit design and SERDES architectures\nWork with global teams (US, west coast and east coast), which work in different time-zones\n\nJob Qualifications\n:BEng, MEng, PhD or equivalent\n.Candidate’s background should include a minimum of 8 years of CMOS design experience, preferably in the area of CMOS SERDES or high-speed I/O IC desig\nnShould have a good understanding of jitter and signal equalization technique\nsDesign experience in some of the following SERDES circuit blocks: Driver, Receiver, Serializer, Deserializer, Phase Interpolator, Low jitter PLL, High Speed Clock Distribution, Bias and Bandgap, Voltage Regulator\nsExcellent problem-solving skills, analog aptitude, good communication skills and ability to work cooperatively in a team environmen\ntPosition requires proficiency in using CAD tools for circuit simulation, layout and physical verificatio\n\nn\nAdditional Skills/Preference\ns:Cadence tool experience is desirable and design experience at >10Gbps and in esLab test experience as part of silicon evaluation is advantageo\n\nus