Skip to main content
Posted 19 June, 2026

Low Power Design Verification Engineer

IT Careers
Bangalore,Karnataka Full Time
Reference: 365_627764_25-00631
  • Around 1 to 7 years of hands on verification experience
  • Strong background on functional verification fundamentals
  • Experience working on System Verilog/UVM based environments
  • Strong knowledge of simulator tools such as Xcelium/VCS/Questa sim
  • Excellent communication, debugging and problem solving skills
  • Good scripting skills (TCL/Python/Perl) for automation
  • Expertise in Low Power UPF, SDC formats is a plus
Apply to this Job

Sign up for Job Alerts

By clicking Create Alert, you agree to the Global Terms of Use Agreement and acknowledge that you have read and understand the Global Privacy Policy.