Skip to main content
Posted 02 July, 2026

Physical Design Lead (Full Chip)

7Rays Semiconductors
Bengaluru, KA, IN Full Time
Reference: 1e840e2bcb3e7f7c

Job Description

At 7Rays Semiconductors ( , we provide end-to-end VLSI design solutions to help our clients achieve execution excellence. Our team of experts specializes in architecture, RTL design, verification, validation, physical design, implementation, and post-silicon validation using the latest technologies and methodologies

\n

\n

We work closely with our clients, building effective partnerships to deliver high-quality solutions tailored to their needs. With a proven track record of successful projects, we are committed to excellence and innovation in semiconductor design.

\n

\n

Job: Coherency Senior Physical Design Engineer

\n

Experience: 7–12+ years

\n

Location: Bangalore

\n
    \n
  • 7+ years experience in Physical Design
  • \n
  • Extensive expertise in Floorplanning for SoC using Innovus
  • \n
  • Must have a knowledge and implementation strategies to create an IO ring in accordance design specification
  • \n
  • Have a deep knowledge on ESD, latch-up etc for foundary requirements and placement strategies
  • \n
  • Should have a higherarchial design implementation knowledge which include partitions/HMs/tiles push down to each core/tile
  • \n
  • PG creation and push down methodologies knowledge and implementation
  • \n
  • Should have a knowledge on Analog components and their requirements in placements according to design specifications
  • \n
  • RDL knowledge and working with packaging is a must for SoC floorplan designer
  • \n
  • PV clean-up on floorplan and self derive in all the sign-off including Physical Verification, ESD and foundry/Analog requirements
  • \n
  • Deep scripting knowledge is essential
  • \n
  • Should be capable of providing solutions to flow, tool, design setup elated issues proactively at large team level
  • \n
  • Strong TCL/Perl/Makefile scripting knowledge as well as experience developing complex algorithms, managing, and regressing P&R flows.
  • \n
  • Familiar with sign-off issues (metal-fill, spare-cells, DFM rules, boundary-cells, etc.) for the latest generations of process technologies
  • \n
  • Good problem-solving capabilities, proactive, hardworking with strong interpersonal skills
  • \n
  • Bachelors Degree in Electrical, Electronics or Computer Engineering
  • \n

Sign up for Job Alerts